module pwm(
    input CLK, 
    input [11:0]Addr,
    input [6:0]PWM,
    output reg[13:0]douta
    );

always@(posedge CLK)
if(Addr<=41*PWM)
    douta<=14'd16383;
else
    douta<=14'd0;
    
endmodule
